AST(RON

Netherlands Institute for Radio Astronomy

RadioNET FP7: Modular design and module reuse: the ETH module as an example


UniBoard Face-to-face Meeting, Bordeaux, 12-13 October 2010 Fric Kooistra

ASTRON is part of the Netherlands Organisation for Scientific Research (NWO)





- 1. Why modular design and module reuse?
- 2. The ETH module as an example
- 3. Module simulation test bench
- 4. Altera SOPC Builder system using the ETH module
- 5. Software functions module
- 6. Design simulation test bench
- 7. Verification on hardware
- 8. Documentation
- 9. Conclusion on modular design and module reuse







- The initial development time increases, because it involves:
 - keeping general usage in mind while designing
 - thorough testing in simulation and on target
 - providing a reference design
 - complete set of source files (HDL, C, project, scripts, ...)
 - proper coding style (even though the user may not see this)
 - proper documentation






- The definition is not strict, but typically a design consists of modules and a module consists of components.
- 1. Design: top level entity that can run on the FPGA
- 2. Module: a more elaborate function or a group of related low level functions
- 3. Component: a low level function
- The designs are kept in \$UNB/designs
 The modules are kept in \$UNB/modules

(UNB = https://svn.astron.nl/UniBoard_FP7/UniBoard/trunk/Firmware/)






- COMMON \rightarrow e.g. counter, memory, FIFO
- UNB_COMMON → UniBoard auxiliary
- LOFAR/I2C → I2C master
- LOFAR/MDIO → MDIO master
- LOFAR/DIAG → test sequence generator
- DP(1) \rightarrow packetizing data and de-packetizing data
- DP(2) \rightarrow streaming components, e.g. mux, latency adapter
- TR_NONBONDED → giga bit transceivers
- ETH → 1GbE



- The ETH module is kept at \$UNB/modules/tse
- Purpose is to:
- Minimize the processing load for the microprocessor
- Provide a Memory-Mapped (MM) interface to the TSE MAC IP
- Provide a Streaming (ST) interface to off-load UDP frames





MM and ST interface record examples



-MM interface:

TYPE t_eth_reg_mm_bus IS RECORD -- Master In Slave Out (MISO) rddata : STD_LOGIC_VECTOR(c_eth_data_w-1 DOWNTO 0); -- Master Out Slave In (MOSI) address : STD_LOGIC_VECTOR(c_eth_reg_addr_w-1 DOWNTO 0); wrdata : STD_LOGIC_VECTOR(c_eth_data_w-1 DOWNTO 0); wr : STD_LOGIC; rd : STD_LOGIC; END RECORD;

ST interface:

```
TYPE t eth udp stream IS RECORD
  -- Source In or Sink Out (SISO)
          : STD LOGIC;
 ready
 -- Source Out or Sink In (SOSI)
          : STD_LOGIC_VECTOR(c_eth_data_w-1 DOWNTO 0);
 data
 valid
          : STD_LOGIC;
          : STD_LOGIC;
 sop
 eop
          : STD LOGIC;
          : STD_LOGIC_VECTOR(c_eth_empty_w-1 DOWNTO 0);
 empty
 channel : STD LOGIC VECTOR(c eth demux channel w-1 DOWNTO 0);
END RECORD;
```





- Purpose of a VHDL wrapper is to have a <u>central</u> file via which the IP is instantiated in our designs.
- Advantages of using a wrapper are:
 - Ensures that all instances use the vendor IP in the same way
 - Clearly isolates vendor IP from our own generic VHDL
 - Eases porting to other vendor IP should this be necessary
 - The wrapper may also contain some extra (glue) logic
 - Corrections in the wrapper automatically effect all instances





Test bench to simulate the ETH module DUT in Modelsim










- The ETH module can be made available in SOPC Builder via a hardware description TCL file. This hw_tcl file can be created using the SOPC Component Editor (see \$UNB/doc/howto)
- The purpose of the Avalon VHDL wrapper is:
 - To map the ETH entity ports to the Avalon interface convention
 - To allow that the ETH entity definitions can be kept vendor tool independent








- The SW functions module for the ETH module consists of:

 - avs_eth.c \rightarrow private implementation
 - avs_eth_regs.h → interface registers defines
- The module software is kept in \$UNB/software/modules/src
- The module software functions can be used in a main()
- The SW main() functions are kept in \$UNB/software/apps
- The /eth_main_tx_rx/main.c sends and receives frames using interrupts and a tasks loop





In simulation

• On hardware


AST(RON

ModelSim S. 6.5d
File Edit View Compile Simulate Add Project Tools Layout Window Help
Layout Simulate 🔽 🕅 🕞 🙀 🔍 🔍 🎕 🎕 🛝
🐜 7/UniBoard/trunk/Firmwa Vdesigns/unb_tse/build/synth/quartus/sopc_tse_sim/unb_tse iiiiii 🕂 🖻 🗶 🔁 Objects
The unb_tse_loopback Simu
m th_unb_tse_board.vhd ? VHDL 20 09/28/10 03: 18:03 PM
The unb_tse_board Simu The board Simu The
A Ubrary Project Cam Version 10.0, Build 218
$[09:04:36 Firmware] $ unb_term 5 VSIM 5> as 10 $IIII = IIII = IIII = IIIII = IIIIII$
Done. # Done. VSIM6> do wave delete.do VSIM6> do wave delete.do VSIM6> do wave delete.do VSIM6> do wave delete.do VSIM6> do wave delete.do
conp_ithing oup_ovi is programming noucsmarcing.
VSIM 75 run 4.5 ms # ** Warning: Warning: RAM block type is assumed as AUTO [UNB_TERM] UNB_SOF not active. Opening NIOS II terminal.
* Time: 0 ps Iteration: 0 Instance: //b_unb_tse_board/gen_dut_1/nc nios2-terminal: connected to hardware target using JTAG UART on cable * ** Warning: Warning: WAM block type is assumed as AUTO nios2-terminal: "USB-Blaster on nbrollout [USB-0]", device 5, instance 0
The top for the state of the st
** Note: STRATIXIV PLL locked to incoming clock n1052-terminal: (Ose the IDE stop button or Gtri-G to terminate) # Time: 180 ns Iteration: 3 Instance: /tb unb tse board/gen dut 1/
<pre># ** Note: SIRATIXIV PLL locked to incoming clock # ** Note: SIRATIXIV PLL locked to incoming clock # Transmitted FSN = 1</pre>
<pre># Time: 180 ns Iteration: 3 Instance: /tb_unb_tse_board/gen_dut_0/ Node 5 transmitted FSN = 1 # ** Note: STRATIXIV PLL locked to incoming clock</pre> Node 5 received FSN = 1 from node 4 (frame_reg = 0x00000080)
Time: 204 ns Iteration: 3 Instance: /tb_unb_tse_board/gen_dut_0/ Node 5 transmitted FSN = 2
#** Note: STRATIXIV PLL locked to incoming clock Node 5 percentiled $FSN = 2$ from percent of the provided $FSN = 0.0000000000000000000000000000000000$
Time: 204 ns Iteration: 3 Instance: /tb_unb_tse_board/gen_dut_0/ Node 5 received rsn = 2 iron node 4 (irane_reg = 0x0000000000/
+ Time: 204 ns Iteration: 3 Instance: /tb_unb_tse_board/gen_dut_1/ Node 5 received FSN = 3 from node 4 (frame reg = $0 \times 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $
** Note: SIRATIXIV PLL locked to incoming clock Time: 204 ns Iteration: 3 Instance: /tb unb tse board/gen dut 1/ Node 5 transmitted FSN = 4
Node 1 transmitted FSN = 1 Node 5 received FSN = 4 from node 4 (frame_reg = 0x00000080)
Node 0 transmitted FSN = 1 Node 5 transmitted FSN = 5
Node 1 received FSN = 1 from node 0 (frame_reg = $0x00000080$) # Node 5 received FSN = 5 from node 4 (frame_reg = $0x0000080$) Node 5 received FSN = 5 from node 4 (frame_reg = $0x0000080$)
Node 0 transmitted FSN = 2 Node 5 transmitted FSN = 6
Node 1 transmitted FSN = 2 # Node 0 received FSN = 2 from node 1 (frame reg = 0x00000080) Node 5 received FSN = 6 from node 4 (frame_reg = 0x00000080)
Node 1 received FSN = 2 from node 0 (frame_reg = 0x00000000) Node 5 transmitted FSN = ?
Node 1 transmitted FSN = 3 # Node 0 transmitted FSN = 3
Node 0 trainsmitted fSN = 3 from node 0 (frame_reg = 0x0000080)
<pre># Node 0 received FSN = 3 from node 1 (frame_reg = 0x00000080) # Node 1 transmitted FSN = 4</pre>
Node 1 transmitted FSN = 4
Node 1 received FSN = 4 from node 0 (frame_reg = 0x00000000)
Node 0 received FSN = 4 from node 1 (frame_reg = 0x00000000)
VSIM 8>
Project : unb_tse Now: 4,500 us Delta: 13 sim:/tb_unb_tse_board
UniPoord Ecco to face Meeting, Perdeaux, 12,12 October 2010





• Use PIO debug wave to track SW progress in Modelsim wave window







ETH module document contents:

- 1. Introduction \rightarrow Purpose, overview
- Interface → MM registers and SW module functions (all a SW engineer needs to know), ST ports, ...
- 3. Design \rightarrow Top level architecture, clock domains
- 4. Implementation \rightarrow Lower level architectures
- 5. Application \rightarrow SOPC design, synthesis
- 6. Verification → VHDL test benches, target HW
- 7. Appendices





- Modular design and module reuse is not new but still applicable
 - The amount of effort to make a module reusable depends on its complexity
 - If a module has an MM interface then it also needs a SW functions module
 - In any case keep general usage in mind while designing
- Modules can be made available in Altera SOPC Builder to allow creating firmware systems via the GUI.
- DSP functions can also be put or grouped into modules. The MM interface and ST interface also suit DSP functions.
- If DSP modules are made available in Altera SOPC Builder then a complete DSP design can be created via the GUI.